

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of claims:

1. (currently amended) A semiconductor package substrate comprising:
 - a first metal layer adapted to receive a semiconductor die; the first metal layer being free of signal traces;
 - an underlying metal layer including signal traces and substrate bond pads configured for direct interconnections to the semiconductor die; and
 - a dielectric layer between the first metal layer and the underlying metal layer, including a region of opening to uncover a portion of the underlying metal layer for the direct interconnection to the semiconductor die.
2. (original) The semiconductor package substrate of claim 1, wherein the direct interconnection is formed by at least one bond wire.
3. (previously presented) The semiconductor package substrate of claim 2, wherein the opening region is free of the first metal layer, for receiving the bond wires.
4. (original) The semiconductor package substrate of claim 3, wherein the underlying metal layer comprises a signal layer.
5. (original) The semiconductor package substrate of claim 4, wherein the first metal layer comprises a ground plane.
6. (original) The semiconductor package substrate of claim 4, wherein the signal layer is sandwiched between a pair of the dielectric layers.

7. (previously presented) The semiconductor package substrate of claim 1, wherein the metal layers comprise copper.
8. (previously presented) The semiconductor package substrate of claim 6, wherein the dielectric layers comprise bismaleimide triazine (BT)
- 9-15. (canceled)
16. (currently amended) A packaged semiconductor device comprising:
an integrated circuit die; and
a package substrate, wherein the package substrate further comprises:
a plurality of metal layers, separated by a dielectric layer, comprising:
an $[[n]]$ n^{th} metal layer, to which the integrated circuit die is
attached, the n^{th} metal layer being free of signal traces;
an n-1 metal layer disposed on a side of the $[[n]]$ n^{th} metal layer
opposing the integrated circuit die, connected to the die by a
plurality of bond wires;
an n-2 layer; and
an n-3 layer.
17. (original) The device of claim 16, wherein the n-1 layer comprises a plurality of signal traces.
18. (currently amended) The device of claim 17, wherein a ground plane is
disposed ~~above the signal traces~~ in the n^{th} metal layer.
19. (original) The device of claim 18, wherein the signal traces are sandwiched
between a pair of the dielectric layers.

- 20. (original) The device of claim 19, wherein one of the pair of the dielectric layers is a substrate core layer.
- 21. (original) The device of claim 18, wherein the n-2 metal layer comprises a power plane.
- 22. (original) The device of claim 18, wherein the n-3 metal layer comprises a land layer.
- 23. (new) The substrate of claim 6, in which the pair of the dielectric layers are of similar dielectric constant.
- 24. (new) The device of claim 19, in which the pair of the dielectric layers are of similar dielectric constant.